ASIC Engineer, Infra Silicon Enablement

ASIC Engineer, Infra Silicon Enablement
Location pin icon
Bangalore, India
Meta is seeking an Engineer to join our Release to Production (RTP) team. Our servers and data centers are the foundation upon which our rapidly scaling infrastructure operates efficiently to deliver our innovative services. The RTP team is responsible for the Hardware Lifecycle of all Meta servers including pre-production hands-on system and hardware debugging and stress testing, enabling production-ready system monitoring, automated provisioning and automated remediation of issues. RTP Engineers work closely with hardware designers, system manufacturers, component vendors, capacity engineering, production engineering, Meta services, and data center operations teams to test systems before release to our production data centers, and to track the health and lifecycle of servers in production. The RTP Silicon squad’s primary charter is to deliver scalable and reliable custom ASIC solutions to meet Meta data center needs. Ramping to production and solving the datacenter scaling and deployment challenges requires us to take a systems based approach to Silicon bring up and validation.
ASIC Engineer, Infra Silicon Enablement Responsibilities
  • Working with end users to understand system use cases to help guide validation.
  • Ensuring a tight loops between hardware qualification and the final application use models
  • We focus on volume as well as the velocity of qualifications to allow the fastest possible ramp to production.
  • The team works on all aspects of silicon productization
  • from early architecture and design inputs, to pre-silicon validation, to bring-up and post-silicon characterization.
  • The team's early engagement with the design team ensures that quality and debuggability are built into the design.
  • We support the architecture team with insights from performance & power characterization to guide future improvements.
  • We work directly with the verification team to enable a comprehensive pre and post silicon test plan.
  • We write tests, create bare metal operating systems, enable frameworks that will allow us to reuse and scale testing from pre-silicon platforms to many ASICs in the lab during the post silicon phase.
  • We work on extensive functional and electrical characterization over temperature, process corner and voltage.
  • To accomplish this at scale, we build and maintain extensive lab automation.
Minimum Qualifications
  • BS or advanced degree in Electrical Engineering, Computer Engineering, Computer Science, Engineering, Math, Physics or a related field or equivalent experience
  • 7+ years of experience in hands-on SW/FW/HW engineering to build systems/products for datacenter environments, consumer devices/HW, or similar
  • 7+ years of experience with proven troubleshooting analytics of server/systems architecture and components
  • 7+ years of experience in developing test specifications, procedures, and debug guides for test solutions.
  • 7+ years of experience with some of the following modules/domains: PCIe, Networking, Flash, Memory, CPU, GPU, DRAM (DDR4/5 or HBM)
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
Preferred Qualifications
  • 7+ years of experience in ASIC Design, Development or Validation (Silicon bringup, validation, emulation, characterization)
  • Experienced in the integration of lab tools for automated workflows
  • 7+ years of experience with Linux systems and server systems management
  • 7+ years of experience with some of the following modules/domains: Serdes, characterization, emulation, logic design, microarchitecture, validation, embedded programming
  • 5+ years of experience with embedded systems’ architecture and components, performance optimization of algorithms, test automation, and instrument communication (osciloscopes, analyzers, traffic generators, etc.)
  • Experience in debugging tools for systems-on-chip (SoCs) - eg. JTAG, GDB, Trace32
  • Knowledge of common bus protocols such as I2C, SPI, USB, and/or PCIe.
  • Knowledge of of ASIC design flow, ASIC prototyping flow, and similar.
  • Experience with Tool Chains: VCS, Palladium, Protium, Zebu, Veloce, Cadence, Mentor, Synopsys
Locations
About Meta
Meta builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps like Messenger, Instagram and WhatsApp further empowered billions around the world. Now, Meta is moving beyond 2D screens toward immersive experiences like augmented and virtual reality to help build the next evolution in social technology. People who choose to build their careers by building with us at Meta help shape a future that will take us beyond what digital connection makes possible today—beyond the constraints of screens, the limits of distance, and even the rules of physics.



Equal Employment Opportunity and Affirmative Action
Meta is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, reproductive health decisions, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, political views or activity, or other applicable legally protected characteristics. You may view our Equal Employment Opportunity notice here.

Meta is committed to providing reasonable support (called accommodations) in our recruiting processes for candidates with disabilities, long term conditions, mental health conditions or sincerely held religious beliefs, or who are neurodivergent or require pregnancy-related support. If you need support, please reach out to accommodations-ext@fb.com.